A radiation-hardened 16/32-bit microprocessor

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

RAD750 Radiation Hardened PowerPC Microprocessor

The development of a high performance radiation hardened PowerPC microprocessor is nearing completion. The features of the RAD750 are described, as well as the process of radiation hardening the processor. The RAD750 product family includes a PCI support chip and a CompactPCI 3U board, both of which are described.

متن کامل

A DSP-Enhanced 32-Bit Embedded Microprocessor

EISC (Extendable Instruction Set Computer) is a compressed code architecture developed for embedded applications. In this paper, we propose a DSP-enhanced embedded microprocessor based on the 32-bit EISC architecture. We present how we could exploit the special features, and how we could overcome the deficits, of the EISC architecture to accelerate DSP applications with a relatively low hardwar...

متن کامل

A novel radiation hardened by design latch ∗

Due to aggressive technology scaling, radiation-induced soft errors have become a serious reliability concern in VLSI chip design. This paper presents a novel radiation hardened by design latch with high single-eventupset (SEU) immunity. The proposed latch can effectively mitigate SEU by internal dual interlocked scheme. The propagation delay, power dissipation and power delay product of the pr...

متن کامل

Dev137976 1632..1632

In the developing cochlea, sensory hair cell differentiation depends on the regulated expression of the bHLH transcription factor Atoh1. In mammals, if hair cells die they do not regenerate, leading to permanent deafness. By contrast, in non-mammalian vertebrates robust regeneration occurs through upregulation of Atoh1 in the surviving supporting cells that surround hair cells, leading to funct...

متن کامل

TITAC-2: An Asynchronous 32-bit Microprocessor

With the wire-delay problem moving into dominance in VLSI chip design, a fundamental limitation is being revealed in performance and dependability of synchronous systems which require global clock distribution with as little skew as possible. The worst-case delay is influenced not only by design and fabrication process but also by the operating environment, e.g. the power supply voltage and tem...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Nuclear Science

سال: 1989

ISSN: 0018-9499

DOI: 10.1109/23.45432